AM26LS32, AM26LS33
Quad Differential Line Receivers

The AM26LS32 is a quad line receiver designed to meet the requirements of RS-422 and RS-423, and Federal Standards 1020 and 1030 for balanced and unbalanced digital data transmission.

The AM26LS32 features an input sensitivity of 200 mV over the input voltage range of ±7V. The AM26LS33 features an input sensitivity of 500 mV over the input voltage range of ±15 V.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
  - Class Q Military
  - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
  - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer’s datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. ‘Typical’ values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.
Am26LS32/Am26LS33
Quad Differential Line Receivers

DISTINCTIVE CHARACTERISTICS

- Input voltage range of 15 V (differential or common mode) on Am26LS33; 7 V (differential or common mode) on Am26LS32
  - 200 mV sensitivity over the input voltage range on Am26LS32;
  - 500 mV sensitivity on Am26LS33
- 6k minimum Input Impedance with 30 mV input hysteresis

- The Am26LS32 meets all the requirements of RS-422 and RS-423
- Operation from single +5 V supply
- Fail safe input-output relationship. Output always high when inputs are open
- Three-state drive, with choice of complementary output enables, for receiving directly onto a data bus

GENERAL DESCRIPTION

The Am26LS32 is a quad line receiver designed to meet the requirements of RS-422 and RS-423, and Federal Standards 1020 and 1030 for balanced and unbalanced digital data transmission.

The Am26LS32 features an input sensitivity of 200 mV over the input voltage range of ±7 V.

The Am26LS33 features an input sensitivity of 500 mV over the input voltage range of ±15 V.

The Am26LS32 and Am26LS33 provide an enable and disable function common to all four receivers. Both parts feature 3-state outputs with 6 mA sink capability and incorporate a fail safe input-output relationship which keeps the outputs high when the inputs are open.

The Am26LS32 and Am26LS33 are constructed using Advanced Low-Power Schottky processing.

BLOCK DIAGRAM

[Diagram of block diagram]

RELATED AMD PRODUCTS

<table>
<thead>
<tr>
<th>Part No.</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>26LS29</td>
<td>Quad Three-State Single Ended RS-423 Line Driver</td>
</tr>
<tr>
<td>26LS30</td>
<td>Dual Differential RS-422 Party Line/Quad Single Ended RS-423 Line Driver</td>
</tr>
<tr>
<td>26LS31</td>
<td>Quad High Speed Differential Line Driver</td>
</tr>
</tbody>
</table>
Note:
Pin 1 is marked for orientation.
ORDERING INFORMATION
Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

AM26LS32  AM26LS33

P  C  B

OPTIONAL PROCESSING
Blank = Standard processing
B = Burn-in

TEMPERATURE RANGE
C = Commercial (0 to +70°C)

PACKAGE TYPE
P = 16-Pin Plastic DIP (PD 016)
D = 16-Pin Ceramic DIP (CD 016)
S = 16-Pin Small Outline (SO 016)

SPEED OPTION
Not Applicable

DEVICE NUMBER/DESCRIPTION
Am26LS32/Am26LS33
Quad Differential Line Receivers

<table>
<thead>
<tr>
<th>Valid Combinations</th>
<th>Valid Combinations</th>
</tr>
</thead>
<tbody>
<tr>
<td>AM26LS32  PC, PCB, DC,</td>
<td>Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations, and to obtain additional data on AMD’s standard military grade products.</td>
</tr>
<tr>
<td>AM26LS33  DCB, SC</td>
<td></td>
</tr>
</tbody>
</table>
MILITARY ORDERING INFORMATION
Standard Military Drawing (SMD)/DESC Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. Standard Military Drawing (SMD)/DESC products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for SMD/DESC products is formed by a combination of:

- **LEAD FINISH**
  - A = Solder

- **CASE OUTLINE**
  - E = 16-Pin Ceramic DIP (CD 016)
  - F = 16-Pin Ceramic Flatpack (CF 016)
  - 2 = 20-Pin Leadless Chip Carrier (CL 020)

- **MILITARY DEVICE TYPE**
  - 01 = Am26LS32
  - 02 = Am26LS33

MILITARY DRAWING PART NUMBER/DESCRIPTION
5962-7802001/02

<table>
<thead>
<tr>
<th>Valid Combinations</th>
<th>Valid Combinations</th>
</tr>
</thead>
<tbody>
<tr>
<td>5962-7802001</td>
<td>MEA, MFA, M2A</td>
</tr>
<tr>
<td>5962-7802002</td>
<td></td>
</tr>
</tbody>
</table>

Valid Combinations
Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, or to check on newly released combinations.

**Group A Tests**
Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.
MILITARY ORDERING INFORMATION

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of:

- **LEAD FINISH**
  - A = Hot Solder Dip

- **PACKAGE TYPE**
  - E = 16-Pin Ceramic DIP (CD 016)
  - F = 16-Pin Ceramic Flatpack (CF 016)
  - 2 = 20-Pin Leadless Chip Carrier (CL 020)

- **DEVICE CLASS**
  - /B = Class B

- **SPEED OPTION**
  - Not Applicable

**DEVICE NUMBER/DESCRIPTION**

Am26LS32/Am26LS33
Quad Differential Line Receivers

### Valid Combinations

<table>
<thead>
<tr>
<th>AM26LS32</th>
<th>/BEA, /BFA, /B2A</th>
</tr>
</thead>
<tbody>
<tr>
<td>AM26LS33</td>
<td></td>
</tr>
</tbody>
</table>

**Valid Combinations**

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, or to check on newly released combinations.

**Group A Tests**

Group A tests consist of Subgroups
1, 2, 3, 7, 8, 9, 10, 11.
### ABSOLUTE MAXIMUM RATINGS
- Supply Voltage: 7.0 V
- Common Mode Range: ±25 V
- Differential Input Voltage: ±25 V
- Enable Voltage: 7.0 V
- Output Sink Current: 50 mA
- Storage Temperature Range: -65°C to +165°C

**Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.**

### OPERATING RANGES
- **Commercial (C) Devices**
  - Temperature: 0°C to +70°C
  - Supply Voltage: +4.75 V to +5.25 V
- **Military (M) Devices**
  - Temperature: -55°C to +125°C
  - Supply Voltage: +4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

### DC CHARACTERISTICS over operating ranges unless otherwise specified

<table>
<thead>
<tr>
<th>Parameter Symbol</th>
<th>Parameter Description</th>
<th>Test Conditions</th>
<th>Min. (Note 1)</th>
<th>Typ. (Note 1)</th>
<th>Max.</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{TH}$</td>
<td>Differential Input Voltage</td>
<td>$V_{OUT} = V_{OL}$ or $V_{CH}$ (Note 5)</td>
<td>Am26LS32, $-7 \leq V_{CM} \leq +7 \text{ V}$</td>
<td>-0.2</td>
<td>±0.06</td>
<td>+0.2</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Am26LS33, $-15 \leq V_{CM} \leq +15 \text{ V}$</td>
<td>-0.5</td>
<td>±0.12</td>
<td>+0.5</td>
</tr>
<tr>
<td>$R_{IN}$</td>
<td>Input Resistance</td>
<td>$-15 \leq V_{IN} \leq +15 \text{ V}$ (One input AC ground) (Note 4)</td>
<td>6.0</td>
<td>9.8</td>
<td>kΩ</td>
<td></td>
</tr>
<tr>
<td>$I_{IN}$</td>
<td>Input Current (Under Test)</td>
<td>$V_{IN} = +15 \text{ V}$, Other Input $-15 \leq V_{IN} \leq +15 \text{ V}$</td>
<td>2.3</td>
<td>mA</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>$V_{IN} = -15 \text{ V}$, Other Input $-15 \leq V_{IN} \leq +15 \text{ V}$</td>
<td>-2.8</td>
<td>mA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{OH}$</td>
<td>Output HIGH Voltage</td>
<td>$V_{CC} = \text{ Min.}, \Delta V_{IN} = +1.0 \text{ V}$</td>
<td>COM/L</td>
<td>2.7</td>
<td>3.4</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$\text{ VMIN} = 0.8 \text{ V}, I_{OL} = -400 \mu\text{A}$</td>
<td>MIL</td>
<td>2.5</td>
<td>3.4</td>
<td></td>
</tr>
<tr>
<td>$V_{OL}$</td>
<td>Output LOW Voltage</td>
<td>$V_{CC} = \text{ Min.}, \Delta V_{IN} = -1.0 \text{ V}$</td>
<td>COM/L</td>
<td>0.4</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>$\text{ VMIN} = 0.8 \text{ V}, I_{OL} = 8.0 \text{ mA}$</td>
<td>MIL</td>
<td>0.45</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{IL}$</td>
<td>Enable LOW Voltage</td>
<td>(Note 2)</td>
<td>0.8</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{IH}$</td>
<td>Enable HIGH Voltage</td>
<td>(Note 2)</td>
<td>2.0</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{IC}$</td>
<td>Enable Clamp Voltage</td>
<td>$V_{CC} = \text{ Min.}, I_{IN} = -18 \text{ mA}$</td>
<td>-1.5</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_{O}$</td>
<td>Off-state (High Impedance) Output Current</td>
<td>$V_{CC} = \text{ Max.}$</td>
<td>$V_{O} = 2.4 \text{ V}$</td>
<td>20</td>
<td>μA</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>$V_{O} = 0.4 \text{ V}$</td>
<td>-20</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_{IL}$</td>
<td>Enable LOW Current</td>
<td>$V_{IN} = 0.4 \text{ V}, V_{CC} = \text{ Max.}$</td>
<td>-0.2</td>
<td>-0.36</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>$I_{IH}$</td>
<td>Enable HIGH Current</td>
<td>$V_{IN} = 2.7 \text{ V}, V_{CC} = \text{ Max.}$</td>
<td>20</td>
<td>μA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_{I}$</td>
<td>Enable Input High Current</td>
<td>$V_{IN} = 5.5 \text{ V}, V_{CC} = \text{ Max.}$</td>
<td>100</td>
<td>μA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_{SC}$</td>
<td>Output Short Circuit Current</td>
<td>$V_{O} = 0 \text{ V}, V_{CC} = \text{ Max.}, \Delta V_{IN} = +1.0 \text{ V}$ (Note 3)</td>
<td>-15</td>
<td>-50</td>
<td>-85</td>
<td>mA</td>
</tr>
<tr>
<td>$I_{CC}$</td>
<td>Power Supply Current</td>
<td>$V_{CC} = \text{ Max.}, \text{ All } V_{IN} = \text{ GND, Outputs Disabled}$</td>
<td>52</td>
<td>70</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>$V_{HYST}$</td>
<td>Input Hysteresis</td>
<td>$T_a = 25°C, V_{CC} = 5.0 \text{ V}, V_{CM} = 0 \text{ V}$</td>
<td>30</td>
<td>mV</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Notes:
1. All typical values are $V_{CC} = 5.0 \text{ V}, T_a = 25^\circ C$.
2. Input thresholds are tested during DC tests and may be done in combination with testing of other DC parameters.
3. Not more than one output should be shorted at a time. Duration of short circuit test should not exceed one second.
4. $R_{IN}$ is not directly tested but is correlated. (See Attachment I)
5. Input voltage is not tested directly due to tester accuracy limitation but is threshold correlated. (See Attachment II)
# Switching Characteristics

<table>
<thead>
<tr>
<th>Parameter Symbol</th>
<th>Parameter Description</th>
<th>Test Conditions</th>
<th>Min.</th>
<th>Typ. (Note 1)</th>
<th>Max.</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPLH</td>
<td>Propagation Delay From Input to Output</td>
<td>C L 15 pF, R L1 = 5 kΩ, R L2 = 2 kΩ, V CC = 5.0</td>
<td>17</td>
<td>25</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TPHL</td>
<td>Propagation Delay From Input to Output</td>
<td>C L 15 pF, R L1 = 5 kΩ, R L2 = 2 kΩ, V CC = 5.0</td>
<td>17</td>
<td>25</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TLZ</td>
<td>Enable to Output</td>
<td>V CC = 5.0, C L 5 pF, R L1 = 5 kΩ, R L2 = 2 kΩ</td>
<td>20</td>
<td>30</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>THZ</td>
<td>Enable to Output</td>
<td>V CC = 5.0, C L 5 pF, R L1 = 5 kΩ, R L2 = 2 kΩ</td>
<td>15</td>
<td>22</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TL</td>
<td>Enable to Output</td>
<td>V CC = 5.0, C L 15 pF, R L1 = 5 kΩ, R L2 = 2 kΩ</td>
<td>15</td>
<td>22</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TZH</td>
<td>Enable to Output</td>
<td>V CC = 5.0, C L 15 pF, R L1 = 5 kΩ, R L2 = 2 kΩ</td>
<td>15</td>
<td>22</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>AC Parameters (–55°C to +125°C)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TPLH</td>
<td>Propagation Delay From Input to Output</td>
<td>C L 15 pF, R L1 = 5 kΩ, R L2 = 2 kΩ</td>
<td>23</td>
<td>38</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TPHL</td>
<td>Propagation Delay From Input to Output</td>
<td>C L 15 pF, R L1 = 5 kΩ, R L2 = 2 kΩ</td>
<td>22</td>
<td>38</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TPZH</td>
<td>Propagation Delay From Enable to Output</td>
<td>C L 15 pF, R L1 = 5 kΩ, R L2 = 2 kΩ</td>
<td>17</td>
<td>33</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TPZL</td>
<td>Propagation Delay From Enable to Output</td>
<td>C L 15 pF, R L1 = 5 kΩ, R L2 = 2 kΩ</td>
<td>25</td>
<td>33</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TPZH</td>
<td>Propagation Delay From Enable to Output</td>
<td>C L 5 pF, R L1 = 5 kΩ, R L2 = 2 kΩ</td>
<td>18</td>
<td>33</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TPZL</td>
<td>Propagation Delay From Enable to Output</td>
<td>C L 5 pF, R L1 = 5 kΩ, R L2 = 2 kΩ</td>
<td>24</td>
<td>45</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Tristate Delays for Enable (TA = +25°C)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TPZH</td>
<td>Propagation Delay From Enable to Output</td>
<td>C L 15 pF, R L1 = 5 kΩ, R L2 = 2 kΩ</td>
<td>16</td>
<td>32</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TPZL</td>
<td>Propagation Delay From Enable to Output</td>
<td>C L 15 pF, R L1 = 5 kΩ, R L2 = 2 kΩ</td>
<td>23</td>
<td>33</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TPZH</td>
<td>Propagation Delay From Enable to Output</td>
<td>C L 5 pF, R L1 = 5 kΩ, R L2 = 2 kΩ</td>
<td>14</td>
<td>24</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TPZL</td>
<td>Propagation Delay From Enable to Output</td>
<td>C L 5 pF, R L1 = 5 kΩ, R L2 = 2 kΩ</td>
<td>14</td>
<td>32</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Tristate Delays for Enable (–55°C to +125°C)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TPZH</td>
<td>Propagation Delay From Enable to Output</td>
<td>C L 15 pF, R L1 = 5 kΩ, R L2 = 2 kΩ</td>
<td>23</td>
<td>48</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TPZL</td>
<td>Propagation Delay From Enable to Output</td>
<td>C L 15 pF, R L1 = 5 kΩ, R L2 = 2 kΩ</td>
<td>35</td>
<td>50</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TPZH</td>
<td>Propagation Delay From Enable to Output</td>
<td>C L 5 pF, R L1 = 5 kΩ, R L2 = 2 kΩ</td>
<td>20</td>
<td>36</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TPZL</td>
<td>Propagation Delay From Enable to Output</td>
<td>C L 5 pF, R L1 = 5 kΩ, R L2 = 2 kΩ</td>
<td>22</td>
<td>48</td>
<td>ns</td>
<td></td>
</tr>
</tbody>
</table>

**Note:**
1. All typical values are V CC = 5.0 V, TA = 25°C.
KEY TO SWITCHING WAVEFORMS

<table>
<thead>
<tr>
<th>WAVEFORM</th>
<th>INPUTS</th>
<th>OUTPUTS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Must Be Steady</td>
<td>Will Be Steady</td>
<td></td>
</tr>
<tr>
<td>May Change from H to L</td>
<td>Will Be Changing from H to L</td>
<td></td>
</tr>
<tr>
<td>May Change from L to H</td>
<td>Will Be Changing from L to H</td>
<td></td>
</tr>
<tr>
<td>Don't Care, Any Change Permitted</td>
<td>Changing, State Unknown</td>
<td></td>
</tr>
<tr>
<td>Does Not Apply</td>
<td>Center Line is High Impedance &quot;Off&quot; State</td>
<td></td>
</tr>
</tbody>
</table>

SWITCHING WAVEFORMS

Propagation Delay (Notes 1 and 3)

Enable and Disable Times (Notes 2 and 3)

Notes:
1. Diagram shown for ENABLE LOW.
2. S1 and S2 of Load Circuit are closed except where shown.
3. Pulse Generator for All Pulses: Rate ≤ 1.0 MHz; Z0 = 50 Ω; tr≤ 15 ns; ts ≤ 6.0 ns.
SWITCHING TEST CIRCUIT FOR THREE-STATE OUTPUTS

Test Point

From Output Under Test

C2 Includes Probe and Jig Capacitance

R1 5.0 kΩ

S1 2 kΩ

All Diodes 1N915 or 1N3054

S2

VCC

05393-006B
Am26LS32/32B/33/34 Input Resistance and Input Current (Attachment I)

Input resistance measurement for differential inputs on line receivers are generally not measured directly. Instead they are correlated to an input current measurement and to the process resistor temperature coefficient. The assumptions made include 1) Process resistor temperature coefficient is known and 2) The open input bias voltage for the input is known or measured within the same test sequence.

Under the above assumptions \( R_{IN} \) can be correlated to the input current measured. The expression

\[
R_{IN} = \frac{(V_{ICM} - V_{IN}) \cdot (R1)}{(I_{IN}) \cdot (R25)}
\]

where \( V_{ICM} \) is the open input bias voltage of the Line Receiver. When applying this correlation to the 26LS32 die, the following criteria have been set.

1) \( V_{ICM} \) and \( I_{IN} \) are the values screened at wafer sort.
2) Temperature coefficients are for 800 ohms/square which gives 0.96 at 0°C and 0.93 at -55°C.

When setting limits, characterized values for \( V_{ICM} \) have been used instead of the test programmed limit value. \( R_{IN} \) (diff) is \( R_{IN} \) (diff) = 2 \( R_{IN} \).

For the Am26LS32/32B/33/34

\[
R_{IN} \text{ Min.} = \frac{(2.56 - (-15)) \cdot 0.96}{I_{IN} \text{ (Max.)}} = 16.8 / I_{IN} \text{ (Max.) Comm.},
\]

and

\[
R_{IN} \text{ Min.} = 16.3 / I_{IN} \text{ (Max.) Mil.}
\]

Worst Case Measurement for Input Current

Two considerations have been used to determine the test condition for input current of the data path for the Am26LS32 Line Receiver.

1) Input current is tested on the 26LS32 with the pin under test at one end of the range (+15 V for example) and the untested pin at the opposite extreme of the input range under test. If both pins were at the same test voltage the internal bias generator would have a lower output voltage for tests at -15 V \( V_{IN} \) and a higher output voltage at +15 V \( V_{IN} \). This would produce test currents less than maximum.

2) For the 26LS32, breakdown of the differential inputs is the primary failure to the data sheet specification. Hence, both breakdown voltage and input current are tested during the input current tests.
Test Documentation For Am26LS32/32B/34 $V_{TH}$ (Attachment II)

Input threshold ($V_{TH}$) for the Am26LS32/32B/34 is described by the equation,

$$V_{TH} = (N+1) \left(1+\frac{R_1}{R}\right) K^+T/\Omega \left(1+\frac{R_h}{M(\Omega R_c+Rh)}\right) \left(\frac{1}{1-Rh/(M(\Omega R_c+Rh))}\right).$$

Where $N+1$ is the attenuator ratio, $R_1/R$ is the attenuator ratio mismatch, $M$ is the ratio of the input stage current to hysteresis stage current, and $Rh$ and $R_c$ are input stage loads. For Am26LS32 – 34 devices which pass function tests, $V_{OH}$ and $V_{OL}$ tests, thresholds for all inputs within the operating range of the circuit.

The Test system is unable to force input thresholds within the accuracy required for the Am26LS32 – 34 specifications. Figure 1 plots the expected values for $V_{TH}$, the worst case values at 25°C and 155°C. Also shown are the test values for $V_{TH}$ at the $-1.5$ V input ($V_{IN}$). In addition, the test voltage at $-7$ V $V_{IN}$ is shown. For the figure it is seen that the worst case value for the test limit shown would be $+/-165$ mV, where $+/-102$ mV is expected for process parameters and the equation for $V_{TH}$. Further the $25$ mV negative guardband used for $-7$ V testing is less than half the machine uncertainty of $65$ mV.

When QA testing for Am26LS32/32B/34 is done, thresholds are screened for $V_{CM}$ other than $-1.5$ V. These additional tests are considered functional tests only, and the precision threshold tests which insure compliance with data sheet limits are those tests performed where the inputs are tested near $-1.5$ V.

The actual threshold tests are done as a sequence where a setup is performed which preconditions the DUT to a logic one state, then the threshold correlation for a logic zero is tested followed by a threshold correlation for logic one to complete the sequence. The limit values for the setup ($V_{ISET}$), logic zero test ($V_{I^-}$), and logic one test ($V_{I^+}$) are listed under $V_{TH}$ for supply value of $5.0$ V.
Figure 1. 26LS32 Input Threshold $V_T$ vs. Input Voltage $V_{IN}$